ABSTRACT The performance of low-powered transceivers is required to meet stringent specifications for an advanced wireless radio application. It is critical for a voltage-controlled oscillator (VCO) to meet multi-standard and multiple frequency operation with low-power consumption and amplitude enhanced complementary mode of operation. This paper proposes a novel technique for wide tuning range in a complementary class-C VCO employing a capacitive-source degeneration (CSD) to meet multi-standard operation for low-power transceivers. The technique that employs two sets of symmetrical split PMOS biased current source operating in the subthreshold region achieves the desired low phase noise (PN) performance at a tuning range of 2.2-2.9 GHz with a supply headroom of 1.2 V. The control of the dc bias point reduces the conduction angle, which improves the current efficiency, power consumption, and PN. Concurrently, an auxiliary −g m NMOS only class-B oscillator is incorporated to mitigate the start-up issue of the class-C VCO. At the center frequency of 2.45 GHz, the proposed VCO achieves a power consumption of 1.73 mW, phase noise of −120 dBc/Hz at the 1-MHz offset, and a figure-of-merit (FoM) of 185.41 dBc/Hz at 1 MHz. The total active chip area is only 0.3-mm 2 excluding bond pads. The proposed VCO serves as a promising solution for low-power wireless communication systems.
I. INTRODUCTION
The relentless development of ubiquitous wireless connectivity motivates the development of low-power voltage controlled oscillators (VCOs) with low phase noise (PN) performance to support complex data (de) modulation. Intensive research work towards realizing low-power RF oscillators has improve the overall power efficiency and battery lifetime of transceivers while achieving a stringent PN requirements [1] , [2] . Specifically, class-C VCOs prove to be one
The associate editor coordinating the review of this manuscript and approving it for publication was Liu Hongchen. of the major breakthrough by shaping the current waveform into a tall and narrow pulse. Class-C VCO is able to achieve a power saving of 36% for the same PN performance of that a class-B configuration or 3.9 dB lower under the same power budget [3] . However, class-C VCOs inherently suffers from a trade-off in start-up and maximum oscillation amplitude with respect to PN. On the other hand, the PN and power efficiency of class-B VCOs decreases when the ideal current source is replaced with a single transistor.
Several techniques have been proposed to alleviate these trade-offs to achieve high PN performance. The work in [4] proposed a feedback amplitude control circuit to improve VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ the start-up and PN while maintaining a constant signal amplitude. However, the additional control circuit consumes substantial power to sustain the PN performance. In [5] , a robust startup is ensured by a class-B switching pair connected in parallel with a class-C core with a low gate bias voltage, V BIAS,N . This results in low current efficiency compared to the conventional class-C topology which is undesirable. Chen et al. [6] and Deng et al. [7] implemented an amplitude detector circuit in the negative feedback to control the amplitude by setting V BIAS,N at a constant value. This implementation degrades the quality factor (Q) of the tank and reduces the tuning range of the VCO. PN improvement via Q enhancement has been adopted by integrating a novel resonant circuit [8] or through harmonic filtering as proposed by Hegazi et al. [9] . The harmonic filtering technique connects a noise filter by adopting a bulky inductor and capacitor at the drain of the tail current source to achieve an even order harmonic filtering which down-converts the VCO oscillation to the fundamental frequency in the mixing process. A harmonic tuned resonant tank employed in [10] creates a third harmonic component via an additional impedance peak, producing a pseudo-square waveform thus improving the zero-crossing slope. This leads to shorter commutation time while achieving a lower effective noise factor. To circumvent the harmonics, Men et al. [11] biased the tail current source transistor at 2f LO to suppress the cyclostationary noise via accumulation and strong inversion pattern. Fig. 1 shows a high swing complementary class-C VCO by Fanori et al. [12] which exploits a PMOS -NMOS complementary pair operating in class-C mode to enhance the output swing and ensures a fast startup. In reference to Fig. 1 , by assuming the parallel resonant tank resistance,
where R s is the inductor's series resistance, L is the inductance of the LC tank [13] , f osc is the VCO's oscillation frequency and α is the design factor selected to be larger than 1 for startup condition taking into account of the processvoltage-temperature (PVT) variation. Therefore, from the startup condition in (1), the frequency of oscillation for a low frequency (LF) band is denoted as
Besides satisfying the startup condition, the flicker noise up-conversion from the tail transistor to the PN is a bottleneck in most conventional cross-coupled VCOs. Various efforts have been adopted to suppress the tail noise and to shape the tail current into a class-C waveform [14] , [15] . The technique in [16] utilized a low-pass and a notch filter connected between the tail transistor and the common-source node of the FIGURE 1. Conventional high swing complementary Class-C VCO [12] .
switching transistor to suppress the second harmonic noise from the tail transistor. This prevents the VCO from downconverting to the oscillation frequency which improves the PN but at the cost of using a bulky inductor. Another approach in [17] where the noise cancellation technique applied on the trans-conductance stage results in noise suppression.
Switched capacitor arrays [18] - [20] and switched inductors [21] - [24] are unique solution in VCO design for wide tuning range and multiple frequency operation. However, an extra chip area with higher power consumption is required due to the increase in circuit complexity. An alternative method is by employing a magnetic coupling effect to control the frequency tuning by an inductive switching in order to achieve a wide tuning range [25] . This method requires an additional driving current which subsequently leads to lower energy efficiency.
To overcome the trade-offs in start-up and PN performance of conventional class-C VCOs, a novel wideband complementary class-C architecture has been proposed, utilizing the principle of Capacitive Source Degeneration (CSD) and through the splitting of the PMOS tail current source biased in subthreshold region. As the current efficiency improves, the flicker noise up-conversion of the tail current source simultaneously reduces. Furthermore, an additional NMOS-only class-B cross-coupled oscillator is integrated to alleviate the start-up issue. Section II of this paper expounds on the proposed architecture scheme and analysis, followed by the experimental results in Section III. Finally, Section IV concludes the findings. The RC charging circuit, R 1 C 1 and R 2 C 2 connected at the active transistor's gates of the PMOS cross-coupled pair, M 2 and M 1 are biased at V BIAS,P to achieve saturation condition of V DS,M 1(M 2) < V BIAS,P + V th,P,M 1(M 2) . The charger circuit, R 3 C 4 and R 4 C 3 which are connected at the gates of transistors M 5 and M 6 biased at V BIAS,N ≤ V th,N ,M 5(M 6) in subthreshold region controls the dc power consumption of the entire VCO. The RC time constant which satisfy the loop gain to sustain the oscillation is expressed as
II. PROPOSED TOPOLOGY
where A V is the loop gain approximated to 1 due to the absence of passive gain. The flicker noise, 1/f to PN upconversion is prevented as the even-order harmonics are suppressed with a high impedance path along the biasing gate at V BIAS,N . Therefore, a symmetric waveform is attained in the impulse sensitivity function (ISF), yielding to a zero dc value. The minimization of flicker noise is obtained from the advantage of the PMOS current source, M 7 − M 10 which stabilizes the bias condition at the source voltage (V CM 1 and V CM 2 ) of the differential switching pair, M 5 and M 6 operating in the subthreshold region. A lower effective noise, N eff improves the phase noise performance consisting noise source contribution from the LC tank, active crosscoupled devices and PMOS as a split current source as given as [26] outlays a solution to remove the tail current source in alleviating the noise contribution or by substituting it with a tail resistor as reported in [27] . This technique subjects the oscillator to be sensitive towards the supply voltage variation and driving the differential switching pair active transistors into triode region. Therefore, it is preferred to retain and modify the tail current source in a way to serve minimum noise contribution.
B. CAPACITIVE -SOURCE DEGENERATION, (CSD) WITH 1/f SUPPRESSING EFFECT
Conventional wide-band communication systems for multiple standards application adopts band-switching technique to achieve wide tuning range. This technique observes a penalty of an increase in circuit level and introduces switching loss, causing higher resistive sensitivity which degrades the Q of the circuit [28] . On lossy silicon substrate, the parasitic capacitances (C gs , C gd ) of the cross coupled pair adjusted by varactor, C var tunes the oscillation resonant frequency for low frequency, (LF) band in (2) and high frequency, (HF) band in (5) .
Evidently, the parasitic capacitances are the limiting factor towards attaining a higher bandwidth given by the tuning range (TR) expressed as
where C P is the total parasitic capacitance of the cross couple active MOS transistor and C max /C min refers to the tuning ratio of C var . Hence, a tradeoff persist between a wide band operation and startup efficiency is apparent. In LF band, the aspect ratio of the transistor are sized larger to increase the g m to guarantee startup with a significant setback of parasitic effect; i.e., C gs at high V BIAS,N [29] . This is not feasible for HF as the size of the core needs to be minimized in order to widen the operating frequency range. Therefore, with the implementation of source degeneration capacitors, C s as shown in Fig. 3 (a) , the equivalent parasitic capacitance can be reduced to achieve the desired frequency bandwidth. Depending on the transition frequency of a signal, the parasitic capacitances and resistance need to be diligently sized concurrently to achieve a wideband operation with a small chip area. Considering a half circuit analysis as shown in Fig. 3 (b) , the parasitic capacitances of the NMOS class-C transistor, C X ,M 5 lowers the capacitance tuning ratio and degrades the tuning range. The equivalent parasitic capacitance, C X ,M 5 with the tank admittance, Y P and the negative resistance, −R of the NMOS class-C VCO consisting of R X ,N are derived as
g m,M 5 is the trans-conductance of the transistor M 5 and C s is the source degeneration capacitor. The input impedance,
Therefore, by converting Z in (jω) to Y in(jω) , the admittance of the transition frequency that contribute to achieve wide tuning range is given as (10) .
The parasitic of gate-to-drain C gd,M 5 , source-to-bulk C sb,M 5 and drain-to-bulk C db,M 5 capacitance are neglected to simplify the transit frequency analysis. Hence, the equivalent resistance, R eq and reactance, X eq in (11) and (12) are attained as in [28] , given as
where ω T = g m,M 5 /C gs,M 5 is the unity gain frequency and ω tran = g m,M 5 /C gs,M 5 C gs,M 5 /C gs,M 5 + C s 1/2 is the transition frequency which determines the mobility (inductive to capacitive) of the impedance. As observed in (10), the transition frequency reduces when C s increases adding into the denominator and setting as
Through this implementation, the negative resistance reduces. Therefore, the transistor size of M 5 and M 6 need to be sized diligently to reduce the feedback path effect (Fig. 6 ) contributed by the parasitic capacitances at a large V BIAS,N , thereby, reducing both 1/f 2 and 1/f 3 noises. Fig. 4 shows the simulated nonlinear equivalent capacitance of C X ,M 5 and negative resistance, R X ,N with different values of the source degeneration capacitor, C S . At the range between 0.38 pF to 0.8 pF, C X ,M 5 falls under <0.03 pF. For simplicity of C X ,M 5 , a particularly nonlinear gate to source capacitance, C gs,M 5 is taken into account as it brings significant effect towards the change in the instantaneous transit frequency expressed in (12) and (13) . A well balanced point is attained in the defined range with suitable value of C s . If C s is sized optimally large, the VCO will be unstable leading towards squegging phenomenon which will deteriorate the PN performances and cause startup problem. This CSD technique solely reduces the nonlinear equivalent capacitance of C X ,M 5 while increasing the negative resistance, R X ,N .It shown that the capacitive source, C s becomes a dominant factor towards altering the impedance of the negative resistance and also plays significant role towards widening the tuning range. In the absence of CSD, the negative resistance becomes low and imposes a difficulty in sustaining a prolong startup of the oscillator. However, when the value of C s increases, the negative resistance increases proportionally but requires diligent transistor sizing to reduce the parasitic capacitance prior to Groszkowski's effect. In Fig.5 , the value of C s at the range of 0.2-0.4 pF, the negative resistance shows a constant value resulting favorably towards adequate startup and as C s goes beyond 0.48pF, the negative resistance experiences a continuous increment, providing a high gain thus eliminating the impact of the buffer stage parasitic effect on the LC tank.
A conventional VCO commonly utilizes a single current source of stacked NMOS transistor for the tail biasing. By further splitting the tail current source transistors to an equal half, forms a lower amplitude of the common mode voltages, V CM 1 and V CM 2 compared to the conventional architecture, benefiting from C s . To sustain the VCO in class-C operation mode, the output voltage amplitude of the tank in the boundary condition of saturation and subthreshold [30] are expressed as in (14) and (15), respectively
A T is the maximum voltage amplitude, V BIAS,N is the gate bias voltage of the NMOS class-C cross-coupled pairs of M 5 and M 6 , V th is the threshold voltage and V DD is the drain supply voltage. Referring to (14) and (15), the overall maximum tank voltage swing attained without transistors driven into triode region is
Therefore the PN of the class-C VCO is expressed in (17) respective to the overall value of A T and R P Y −1 p given in equation (16) and (8), respectively.
N is the number of resonators (N = 1 for single ended and N = 2 for differential oscillator with a single LC tank) [10] , k B is the Boltzmann's constant, T is the absolute temperature, γ is the MOS channel noise factor and R P is the parallel tank impedance. The conduction angle becomes narrower as both PMOS pair (M 1 and M 2 ) and NMOS pair (M 5 and M 6 ) acquire different transistor gain operating in different gate voltage biasing condition at the saturation and subthreshold point of V BIAS,P and V BIAS,N , respectively. The aspect ratio of PMOS-NMOS gain can be adjusted to achieve an equilibrium gain and achieve fast startup.
C. LOW NOISE AND LOW POWER CONTRIBUTION IN SUBTHRESHOLD CONDUCTION
Fig . 6 shows the low-power complementary class-C circuit operating under subthreshold region adopting PMOS transistors as the MOS current source. The operation yields a higher trans-conductance to power dissipation ratio which results in a decent noise performance. A substantial low impedance path of resistance to ground is formed at V CM 1 and V CM 2 which bypasses the output noise, thus improving the effective ISF [31] . Furthermore, the components of R 5 C 5 VOLUME 7, 2019 FIGURE 6. Subthreshold conduction with PMOS split current source.
and R 6 C 6 provide a feedback path for driving the AC signals, (19) in which subthreshold drain current, I 0 is defined as (20) q is the electronic charge, k B is the Boltzmann's constant, T is the absolute temperature and n is the subthreshold slop factor dependent to process parameters and bias conditions denoted as n = 1+C dep /C ox . The capacitors C dep and C ox are the surface depletion and gate oxide capacitor, respectively. It is evident from (17) with a low bias V GS ≈ V BIAS,N , the efficiency denoted by η = P RF /P DC improves linearly which contributes towards a negligible amount of noise. The effective aspect ratio of M 5 and M 6 are adequately sized to improve I 0 . The parameter µ e is an effective carrier mobility in channel and U T = kT /q is the thermodynamic voltage. The output negative trans-conductance, G neg at the output node voltage, V 5 is derived as
Therefore, the output voltage under subthreshold bias condition in (17) and (18) reduces to Fig. 7 illustrates the estimated simulated effective ISF waveform for the differential output voltage swing at steady state with V BIAS,N biasing at M 5 and M 6 under operation of subthreshold region.
The estimated effective ISF waveform shown in Fig.7 serve to be part of the ISF manipulation technique implied in [32] . As compared to the previous conventional circuit in [33] which adopts a single-tail transistor, the proposed feature substitutes a symmetrical sized two PMOS transistor to filter the noise out at the low impedance to ground path. This helps in steering the tail current that reduces the switching losses of the cross-couple M 5 and M 6 approaching to an equilibrium state. Prior to that, the conduction angle becomes lower, improving the power efficiency. The effective ISF is derived as
The equation (24) shows that the improvement of the flicker noise corner at the 30 dB/dec region affected by the purity of an effective DC value and effective first harmonic of the oscillation. As, the second harmonic content being suppressed, the tail noise modulation function (NMF) will be reduced to half, achieving a even smaller effective ISF. Fig. 8 shows the differential AC signals of −f LO and +f LO appears to be distorted due to the signal with noise contribution from the complementary non-linear active devices that had feed back to the oscillator via the path generated by the RC components of R 5 C 5 and R 6 C 6 . Alternatively, feedback with external biasing, the cross-coupled transistor are subjected into triode region, generating a significant amount of noise, causing an amplitude distortion as shown in point C. Fig. 10 shows a more balanced symmetric waveform attained with the advantage of the tail feedback and aided through the symmetrical auxiliary −g m class-B oscillator under low power operation. The PN performance with and without the tail feedback is shown in Fig. 12 where at 1 MHz offset, the proposed architecture demonstrates approximately 14 dB of PN improvement compared to the conventional oscillator [12] operating at 2.45 GHz oscillation frequency. The PN improvement due to CSD technique implied with feedback RC components biasing, reduces the non-linear parasitic capacitance triggering towards lower flicker noise up-conversion via AM to PM conversion mode making it less significant in the far out phase noise region.
D. PHASE NOISE
PN degradation via 1/f 2 and 1/f 3 upconversion are mainly contributed by the active noise sources in the oscillator. However, with the subthreshold biasing and substitution of PMOS device as tail transistors, the respective tail noise has dual path flow which is through M 5 and M 6 and back to the signal output shown in Fig. 6 . Alternately, the second pathway is via M 7 and M 8 (M 9 and M 10 ) to ground. A low impedance path seen from the each source of M 5 and M 6 attracts considerably the tail noises as compared to the drain of M 7 and M 8 (M 9 and M 10 ). In reference to [31] , the effective ISF, eff (Fig. 7) becomes smaller in amplitude since low injection of the tail noise flows to the output leading towards phase insensitivity at the tail transistors. The smaller eff brings an advantage of a lower amplitude in the second order harmonic current noise or negligible with the presence of the low common mode oscillation point, V CM 1 and V CM 2 . In weak inversion region, the presence of shot noise and drain current noise of the PMOS (NMOS) has an exponential dependence on the gate voltage, V BIAS,T that are shared within the transistors. Fig. 11 illustrates a simplified model of the noise sources of the proposed subthreshold architecture classifying the noise contribution from the NMOS cross-coupled trans-conductance and PMOS current biasing transistors. Noise model where g m5(m6) (t) and G DS5 (6) (t) represent the trans-conductance and channel conductance of transistor M 5 and M 6 respectively. Apart from it, g mT is the trans-conductance of PMOS current source transistors for M 7 and M 8 (M 9 and M 10 ). Fig. 13 depicts the simulated drain current at V BIAS,N near the transistor's threshold value which is shown to secure sufficient gain while ensuring an appropriate startup with the oscillation swing being enhanced. The current efficiency improves >60% in the effect of a narrower conduction angle with better PN performance. In order to simplify the noise derivation, the finite transconductance of the transistors are ignored. The coupling capacitors, C 3 , C 4 , C 5 and C 6 are considered as short circuits since they are sized larger than the gate parasitic capacitance (25) where k f = 4kTC ox ρ is the empirical coefficient and I DS is the net drain current. In comparison to the superthreshold regime in proposed in [34] , [35] , the effective thermal noises, I
2+ nd / f = 4kT γ g m are still comparable with the shot noise in weak inversion mode. Equation (25) proves that the shot noise dominates the white noise present in the MOS transistors [35] . In this operation mode, the shot noise component is reduced to be as 2k B T (g m + g mb ). The current source biased in subthreshold reduces the overall power consumption of the VCO. Smaller flicker noise upconversion (1/f ) reduces the current noise shown as
where q is the electron charge and I DS,M 5(M 6) is the net drain current of transistor M 5 and M 6 . It had been verified in the previous research works [36] that the phase noise of the MOS oscillator in the flicker noise region of 1/f 3 doesn't depend on the gate bias, V BIAS,N . In addition, this conduction with an adequate sizing width of the transistor creates a lower K f and current noise, thus lowers the phase noise as shown below in equation (27) . 
where γ is the correction factor, U T denotes the thermodynamic voltage and n 1 is the slope factor. Therefore the noise current for the M 5 and M 6 in the subthreshold region is given as
where q is the electron charge. Hence, the output noise voltages reduced as computed under this region comprises a half circuit analysis as 
where the G m is the conductance of M 5 and Y 2 P is the squaring tank admittance equated in (8) .
III. EXPERIMENTAL RESULT
Fabricated in 0.18 µm CMOS process, the micrograph of the proposed VCO is shown in Fig. 14 . The VCO occupies a 0.3 mm 2 active silicon area and consumes an average power of 1.73 mW under 1.2 V of supply headroom. With onwafer probing, the measured PN for the proposed architecture at f MIN = 2.2 GHz and f MAX = 2.9 GHz are shown in Fig. 15, 16 and 17 under the supply variation of 1.1 V, 1.2 V and 1.3 V, respectively. Fig.18 shows the measured output power of 3.76 dBm at 2.45 GHz under the tuning voltage of 0.6 V. Finally, Fig.19 depicts the measured PN and FoM across the tuning frequency range. At 1 MHz offset frequency for 2.45 GHz, the proposed VCO achieves an excellent PN performance of −120 dBc/Hz which translates to a FoM of 185.41 dBc/Hz. The VCO is tunable from 2.2 to 2.9 GHz resulting in a tuning range of 28.6%. Table 1 summarizes the  performance of the proposed oscillator whereas Table 2 compares the VCO with recent reported state-of-the-art works. 
IV. CONCLUSION
In this paper, a complementary class-C VCO with a modified tail biasing structure adapting a split PMOS as a tail current source feedback has been proposed. To ensure a fast startup, an auxiliary -g m stage has been integrated to cancel the parasitic resistance of the resonant tank. Dual RC biased network has been implemented in the complementary Class-C VCO operating under saturation and subthreshold region to further improve the PN performance as compared to the conventional architecture in the recent reported work. The proposed VCO achieves a good FoM of 185.41 dBc/Hz with a competitive tuning range of 28.6%.
